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ABSTRACT 
 
Error Rate and Power Dissipation in Nano-Logic Devices. 
(May 2004) 
Jong Un Kim, B.S.; M.S.; Ph.D., Seoul National University
Chair of Advisory Committee: Dr. Laszlo B. Kish 
 
Current-controlled logic and single electron logic processors have been investigated with 
respect to thermal-induced bit error. A maximal error rate for both logic processors is 
regarded as one bit-error/year/chip. A maximal clock frequency and an information channel 
capacity at a given operation current are derived when a current-controlled logic processor 
works without error. An available operation range in a current-controlled processor with 
108 elements is discussed. The dependence of an error-free condition on temperature in 
single electron logic processors is derived. The size of the quantum dot of a single electron 
transistor is predicted when a single electron logic processor with the 109 single electron 
transistors works without error at room temperature. 
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1. INTRODUCTION 
The technology of semiconductor processing has been developed according to Moore’s 
law. Simply speaking, Moore’s law suggests that the size of an integrated circuit with 
MOSFET decreases exponentially every year. The 2003 International Technology 
Roadmap for Semiconductors (ITRS) showed that the scaling factor was 0.7 per year.  It 
also predicted that the DRAM half-pitch, so called characteristic length, will be 45 nm in 
2010. Since the size of a unit MOSFETs decreases, the microprocessor will get faster. 
However, Kish reported that Johnson-Nyquist thermal noise would be a serious problem 
when semiconductor industries keep reducing the size of transistor and increasing the clock 
frequency at the same time [1]. The thermal noise is also applicable to any processor 
including nano-scalar processor.  
A digital processor works in voltage-controlled, current-controlled or single electron 
logic. Logic states in voltage-controlled and current-controlled logic depend on voltage and 
current, respectively. Logic states in single electron logic are dependent on a single 
electron. That is to say, a single electron represents ‘on’ state in single electron logic. The 
MOSFET microprocessor works in the voltage-controlled logic, but until now no processor 
has been operated in current-controlled logic or single electron logic. However, a processor 
with single electron transistor can work in current-controlled logic or single electron logic.  
Single electron transistor has two single electron junctions and one Coulomb island (or 
quantum dot). Single electron junction is ultrasmall junction at which single electron 
tunneling is observed. The single electron tunneling has been observed in granular metallic 
structure since the 1950s. A granular metallic structure is thought of as a structure 
consisting of source, ultrasmall grain called Coulomb island, and drain, like single electron 
transistor. They are separated by insulator. The single electron tunneling phenomena occurs 
only when the island is small enough for its potential variation to affect a successive 
tunneling event at each junction. Otherwise, the tunneling of electron at each junction is 
uncorrelated Poisson process like tunneling at a single energy barrier. Fulton and Dolan 
reported that current in the single electron transistor with the nanoscale island can be  
 
This thesis follows the style of Fluctuation and Noise Letters. 
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controlled by gate voltage [2]. Likharev and Semenov introduced single electron logic in 
1987 [3]. Most of single electron logic processors consist of single electron transistors [3, 4, 
5]. So far every single electron device is available only at temperature lower than 4 K. 
Single electron transistor cannot be an elementary component in the voltage-controlled 
logic processor, since a voltage gain is too small for the logic processor [6].  
In this thesis, we consider current-controlled logic and single electron transistor in 
single electron logic. The current-controlled logic and the single electron logic are taken 
into consideration in section 2 and section 3, respectively.  
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2. CURRENT-CONTROLLED LOGIC PROCESSORS∗ 
As we mentioned it, Kish predicted that Johnson-Nyquist thermal noise would be a serious 
problem in a modern MOSFET microprocessor in near future. Considering the effective 
noise voltage and the power dissipation of the MOSFET processor, he showed that the 
clock frequency and the number of the transistors in a chip could not increase together at 
about 30 nm characteristic length of the microprocessor.  
In this chapter, we consider a processor with current-controlled logic. Suppose that 
shot noise is the dominant noise source in the processor. We assume that noise margin is 60 
% of a on-state current as it is 60 % of an on-state voltage in a MOSFET processor with 
voltage-controlled logic.  
If the shot noise is a full shot noise, the one-sided power density spectrum of the shot 
noise is eI2 , where I  is the on-state current and e  the electron charge. For a single gate, 
Rice's generalized formula [1] gives error rate 
 ( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛−=
ef
IffI
c
ccf 100
9
exp
3
2,ν  (2.1)  
where cf  is the cutoff frequency, which is roughly equal to the highest possible clock 
frequency, of the processor. Figure 2.1 shows the error rate as a function of the cutoff 
frequency at a given on-state current. As shown in Figure 2.1, the error rate in the processor 
increases very rapidly with increasing the cutoff frequency.  
A reasonable assumption for the upper limit of acceptable noise-induced bit error rate, 
i.e., maximal error rate, is one bit-error/chip/year, i.e., Hz103.17 8−×=yearf . Combining 
Eq. (2.1) and yearf , the maximum cutoff frequency, i.e., maximal clock frequency, maxcf , , 
in the processor with N transistors is given by1: 
____________  
∗ Reprinted with permission from J. U. Kim and L. B. Kish, Error rate in current-controlled logic processors with dominant shot noise, 
Fluctuation and Noise Letters, in press. Copyright 2004 by World Scientific Publishing Company. 
1 Equation (2.1) at  Nfv yearf =  is also solved by numerical method. The maximum cutoff frequency obtained by bisection method is 
the same as by Eq. (2.2). The values of the Lambert W-function are evaluated in Matlab. Figures 2-2 and 2-3 are plotted on the basis of 
Eq. (2.2). 
4 
 
⎥⎥⎦
⎤
⎢⎢⎣
⎡
⎟⎟⎠
⎞
⎜⎜⎝
⎛=
year
year
maxc f
N
e
Iw
N
f
f
50
33exp
2
3
,  (2.2) 
where )(xw  is the Lambert W-function [7]. Since the Lambert function, )(xw , can be 
approximated by ( )xx lnlnln −  for 3>>x , the maximal clock frequency is approximated 
as follows: 
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Figure 2.2 shows maxcf ,  as a function of the on-state current. The dotted lines represent 
Eq. (2.3), and the solid ones represent Eq. (2.2) in Figure 2.2. As shown in Figure 2.2, the 
approximation seems to be a good estimation of the maximal clock frequency of the 
processor with the maximal error rate. In Figure 2.2, the thin solid line represents the 
maximal clock frequency of a single element processor and the thick solid line represents 
that of a 108 element processor. It is apparent that the maximal clock frequency is almost 
independent of the number of the elements in the processor.  
The information channel capacity, iC , of a single channel is given by Shannon 
information formula: 
 ( )noisesignali PPBC += 1ln  (2.4)  
where B  is the clock frequency of signal which can be approximated by the clock 
frequency in the logic processor, and signalP  and noiseP  are power of signal and noise, 
respectively. Since the signal is a square wave, noisesignal PP  can be approximated as the 
ratio of the clock frequency to the error rate. Provided all of the transistor processes are 
independent, the upper limit of information channel capacity can be written as: 
 ⎟⎟⎠
⎞
⎜⎜⎝
⎛ +=
year
maxc
maxci f
Nf
fNC ,, 1ln   . (2.5)  
Figure 2.3 shows the information channel capacity at the maximal clock frequency. As 
shown in Figures 2.2 and 2.3, the maximum clock frequency and the information channel 
capacity increase monotonically with increasing the on-state current. The shaded area in 
5 
two figures is the available operation range of a 108 element processor if the maximal 
supply current is 100 Ampere. 
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Figure 2.1. Error rate of a single transistor in a current-controlled logic processor. Each number 
represents the on-state current.  
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Figure 2.2. Maximal clock frequency of the processor that works within the maximal error rate. The 
solid lines are from Eq. (2.2) and the dotted lines are from Eq (2.3). The thin line (upper line) 
represents the case of a single transistor and the thick one (lower line) represents a 108 transistor 
processor. The shaded area is the possible operation range in a 108 transistor processor with 100 A 
upper limit of the supply current.  
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Figure 2.3. Upper limit of information channel capacity at the maximum clock frequency. The thin 
solid line represents the one transistor and the thick the processor including 108 transistors. The 
shaded area is the possible operation range in a 108 transistor processor with 100 A upper limit of 
the supply current. 
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3. SINGLE ELECTRON LOGIC PROCESSORS∗ 
During the last decade single electron tunneling at ultra-small junction has received a great 
deal of attention in nanoelectronics. Two pre-requirements for the satisfactory on/off 
switching operation of a single ultrasmall junction are related to the capacitance, C , and 
the tunneling resistance, TR , of the single junction[8, 9]. Firstly, the tunneling resistance of 
the ultrasmall junction has to be much greater than the resistance quantum ≅= 2ehRK  
25.8 kΩ. This condition is required since the energy uncertainty associated with the 
tunneling lifetime, CRTT =τ , should be much smaller than the electrostatic charging 
energy CeEC 2
2= . Secondly, the electrostatic charging energy should be much greater 
than the thermal fluctuation energy, which requirement results in  
  TkeC B
2<   , (3.1) 
where Bk  is the Boltzmann constant and T  is the temperature. The first condition leads to 
the required discrete energy levels for single electron tunneling, and the second one to the 
blockade of the thermally assisted tunneling. The single electron tunneling has been 
observed at very low temperatures (< 4 K) [10], where both requirements are easily 
satisfied by today's technology. A variety of single electron tunneling devices – transistors 
[2], electrometers [11], sensors [12], switch [13], etc.- have been reported to successfully 
operate at low temperatures.  
In single electron logic processors, logic levels are dependent on a single electron. 
Likharev and Semenov [3], Averin and Likharev [4], and Korotkov [6] proposed single 
electron logic gates and circuitry. They used the single electron transistor as the basic 
component of these circuits. However, at non-zero temperature, thermally assisted 
tunneling takes place even at such biased control voltages where the device would have 
closed at zero temperature [4]. Apparently, this phenomenon leads to bit flip errors. Error-
free performance is thought of as that a logic processor works within the maximal error 
____________  
∗ Reprinted with permission from Jong U. Kim and Laszlo B. Kish, Can single electron logic microprocessors work at room 
temperature?, Physics Letters A 323 (2004) 16-21. Copyright 2004 by Elsevier B. V. 
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rate, i.e., one bit-error/chip/year In single electron logic processors, this limit corresponds 
to one electron/chip/year. 
3.1. Error-free Condition 
We consider a single electron transistor, with double single electron junction, including a 
gate capacitor and a quantum dot, with low impedance driving and outputting, i.e., 
Z1, Z2 , ZG 〈〈 RK ,ω−1C1−1,ω−1C2−1,ω−1CG−1, as shown in Figure 3.1. The single electron 
tunneling rates at the single junction [14] and in single electron transistor [15] are reviewed 
in appendix. Under these low-impedance conditions, the single electron tunneling rate 
through each junction is expressed as follows (see Eqs. (A.11) and (A.12)): 
 
  
r Γ 1 = 1e2 R1
E1r V ,VG ,ne( )
1− exp −β E1r V ,VG ,ne( )[ ] =
kB T
e2 R1
η1r
1− exp −η1r( ) (3.2a)  
 
( )
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,,1
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1
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η
β
s
 (3.2b)  
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 (3.2d)  
where Γr  and Γs  are the single electron tunneling rates through the junction in a left-to-right 
and a right-to-left directions, respectively. The subscript number represents the different 
junctions, and the subscripts r and l represent the direction that an electron tunnels from left 
to right and from right to left, respectively. R  is the tunneling resistance, β =1 kBT , and 
n is the number of the excess charge on the quantum dot. The tunneling-related energies in 
Eq. (3.2) are defined by 
 E1r V ,VG ,ne( )= eC∑ C2 +
CG
2
⎛ 
⎝ ⎜ 
⎞ 
⎠ ⎟ V + CG VG + ne −
e
2
⎡ 
⎣ ⎢ 
⎤ 
⎦ ⎥  (3.3a)  
 ( ) ⎥⎦
⎤⎢⎣
⎡ +++⎟⎠
⎞⎜⎝
⎛ +=
∑ 22
,, 21
eenVCV
C
C
C
eenVVE GGGGl  (3.3b)  
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Figure 3.1. Single electron transistor with driving impedances. The tunneling resistances and 
capacitances of the double junction are R1, C1 and R2, C2, respectively. CG is the gate capacitance. 
The Z’s are the generator impedances of the driving (Z1 and ZG) and the output (Z2). 
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C
C
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and the dimensionless energies η ’s are defined by 
 ( ) ( ) ( ) ( )lrlri
Tk
enVVE
enVVEenVV
B
Gi
GiGi 2 and 2 ,1 ,1  
,,
,,,, === βη   . (3.4) 
Here, ∑C  is the sum of the capacitances, GCCCC ++=∑ 21 . Equation (3.2) shows that the 
tunneling rate depends only on the dimensionless energy, iη , and the tunneling resistance at 
fixed temperature. At a given tunneling resistance and temperature Eq. (3.4) allows us to 
draw the different regimes of working, as shown in Figure 3.2 as a function of the source-
drain voltage, V  and the gate voltage, GV . The maximal error rate ΓSET0 = 3.17 *10−8 Hz , 
which corresponds to the limit of one-bit-error/transistor/year, is used as the condition of 
the error-free performance on Figure 3.2. The dotted lines represent the boundaries between 
the "on" and "off" states at zero temperature, while the solid lines represent the conditions 
of the maximal error rate in the "off" state. Each region represents different tunneling 
combination. The checked regions represent the zero current regions, defined by the 
maximal error rate, and their area is temperature dependent (see Eq. 3-4). These regions 
exist if the following conditions are satisfied simultaneously: 
 η jr V ,VG , ne( )≤ −α jr Rj , T( )   and    ( ) ( )TRneVV jljGjl ,,, αη ≥  , (3.5) 
where we call the α ’s stability parameters. Equations (3-3), (3-4) and Relations (3-5) are 
used to generate Figure 3.2. It is important to note here that in order to have a reasonable 
estimation of the α ’s used in relation (3.5), we have proceeded in the following way. The 
actual values of the α ’s can be obtained from the following equations: 
 
ΓSET0 e2 Rj
kB T
= −α j
r Rj ,T( )
1− exp α jr Rj ,T( )[ ]   , (3.6a) 
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Figure 3.2. Working regimes of the single electron transistor with asymmetric junctions. With 
symmetric junctions, the figures would be symmetric on the axes. The dotted lines represent the 
boundaries between the "on" and "off" states at zero temperature, while the solid lines represent the 
conditions of the maximal error rate in the "off" state at room temperature. Point O and P represent 
"off" and "on" states. 
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or using the backward tunneling rate: 
 
ΓSET0 e2 Rj
kB T
= α j
l Rj ,T( )
exp α jl Rj ,T( )[ ] −1  j =1 and 2( )  , (3.6b) 
where Eqs. (3-6a) and (3-6b) are relevant to the different tunneling direction and they give 
the same result for the α ’s. Figure 3.3 shows the dependence of the stability parameter, α , 
on temperature at the different tunneling resistance. It shows that although the α ’s are 
implicit functions of the tunneling resistance and temperature, they can be approximated by 
the following semi-empirical way: 
 
  
α Rj ,T( )  ≅   lnα Rj ,T( )−  ln
r Γ Y e2 Rj
kB T
⎛ 
⎝ 
⎜ ⎜ 
⎞ 
⎠ 
⎟ ⎟  ≅   α − n ln
Rj
106 T
⎛ 
⎝ ⎜ 
⎞ 
⎠ ⎟      , (3.7) 
where 1.41=α  and 025.1=n for a single electron transistor2. After substituting the α  
obtained from Eq. (3.7) into Eq. (3.5), the error-free zero current condition is obtained from 
Eqs. (3.3) , (3.4), (3.5) and (3.7): 
 
e2
2C∑
> α RT , T( ) kB T  . (3.8) 
Eq. (3.8) expresses the condition of having the tunneling rate below the maximal error rate 
in the "off" state.  
At practical operation the V  and VG  has to satisfy two different kinds of requirements 
[16]. First, the drain voltage cannot be greater than V max  which corresponds to the maximal 
error rate in the "off" state. Second, in the "on" state, the gate should be driven by VG
opt  
which provides the maximal possible current at given V max . Simple considerations based on 
Eqs. (3.3) lead to:  
 ⎪⎭
⎪⎬
⎫
⎪⎩
⎪⎨
⎧
⎟⎟⎠
⎞
⎜⎜⎝
⎛ −+⎟⎟⎠
⎞
⎜⎜⎝
⎛ −+=
∑∑  
22
2  , 
22
2 min  1
2
1
1
max
e
TkCe
CCe
TkCe
CC
V B
r
G
B
r
G
αα
 (3.9a) 
____________  
2 The stability parameter also depends on the number N of the single electron transistors in a chip since the error rate is proportional to N. 
The maximal error rate for the chip with N single electron transistors is one bit-error/chip/year, i.e., NSETchip
00 Γ=Γ . For a chip with 109 
single electron transistors, we get ( )TRT610 10ln025.125.629 −≅α  . 
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Figure 3.3. Stability parameter as a function of temperature. It is evaluated by Equation 
(3.6). 
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and 
 VG
opt = e
2CG
+ 2C1 + CG( )α1 − 2C2 + CG( )α2[ ] kB T
2eCG
  (3.9b) 
where ( )TR jj ,αα =  and min(a, b) represents the minimum of a and b. If the two junctions 
are symmetric, i.e., 21 CC = , RRR == 21 , then Eqs. (3.9) will be simplified so that the 
operation voltages in the "on" state become  V max = e 2C∑   and  VGopt = e 2CG  . In this 
case, we have the maximal rate of electron flow through the device (refer to Eq. (A.14)):  
 
  
r Γ t = 1
8C∑ R 1− exp −β e2 4C∑( )[ ] ≅
1
8C∑ R
  . (3.10) 
Eq. (3.10) is based on unidirectional tunneling because tunneling in the reverse direction 
would be negligible at the maximal tunneling rate conditions. 
When the transistor runs at the maximal clock frequency, the dissipation power of a 
single electron transistor with symmetric junctions is  
 
  
P1 = e⋅
v Γ t ⋅VGopt = e
2
16CG C∑ R
. (3.11) 
It is important to note that this is the ultimate lower limit of dissipation because Eq. 
(3.11) takes into the account only the energy needed to control the device. The actual power 
dissipation of the device is not included in this picture because it can be dependent on 
several other conditions. 
3.2. Size Dependence 
In general, the semiconductor single electron transistor is built in lateral structure which has 
2-dimensional electron gas. In the lateral structure, the quantum dot of the single electron 
transistor is supposed to be a flat circular disk. Therefore, using the size dependence of the 
geometric capacitance, C∑ = 8ε RQD  [17], we obtain the following relations for the size 
dependence of the error-free performance condition:  
 RQD ≤ e
2
16εα R,T( ) kB T    ,     
r Γ ≅ 1
64ε RQD R    ,   P1 =
e2
128εCG RQD R    . (3.12)  
17 
where ε  is the permittivity of insulator and RQD  is the radius of a flat circular disk. Eq. 
(3.12) holds for single electron transistor with symmetric junctions. 
Today, the number of MOS transistors in the Pentium 4 microprocessor is about 100 
millions/cm2 and the characteristic size of lithography is around 100nm. Comparing this 
transistor density with the case of densely packed transistors, we can see that the transistor 
packing density θ = 0.01 , where θ  is the ratio of the actual number transistors to the 
number of devices of the characteristic size at fully dense packing. From Eq. (3.12), the 
power dissipation of a chip with N  single electron transistors can be given as  
 PN = N * P1 = N e
2
128εCG RQD R ≈ θ
10−4
RQD
2
e2
128εCG RQD R =
10−4 e2θ
128εCG RQD3 R   . (3.13)  
It should be noted that this is the lower limit of power dissipation of the chip because the 
dissipation of other elements are neglected. 
Figure 3.4 shows the lower limit of power dissipation (when running at the maximal 
clock frequency); the maximal clock frequency of the one single electron transistor; and the 
power dissipation of 109 single electron transistors. Here, 09.3 εε =  for SiO2 , R =1MΩ 
and 1.0=∑CCG  are assumed. It is apparent from Eqs. (3.12) and (3.13) and from the 
slope of curves in Figure 3.4 that fMAX ∝ RQD−1 , P1 ∝ RQD−2 , and PN ∝ RQD−4 . It is important to 
point out that the power dissipation limits of chips, which is in 2003 about 100 W, sets 
another upper limit for the clock frequency. When the maximal power dissipation of the 
chip is limited at 100 W, the radius of the quantum dot and the maximal clock frequency 
are about 6 nm and 30 GHz, respectively. It implies that microprocessors with RQD ≤ 6nm 
cannot operate at the maximal clock frequency fMAX . In fact, the maximal clock frequency 
is less than Eq. (3.11) due to shot noise [4].  
Finally, we study the maximal quantum dot size versus temperature. The results are 
compared by a simple prediction based on the level-crossing analysis of thermal noise at 
given capacitance and bandwidth. The rms thermal noise voltage GBn CTkV =  on the 
capacitor and the practical noise margin VG
opt ≥12Vn  ,which Kish found, yields the 
following relation:  
18 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.4. Lower limit of power dissipation in single electron logic processors. Power dissipation 
of a single electron transistor and a chip with N single electron transistors, and the maximal clock 
frequency are a function of the radius of the quantum dot. The same packing density θ =0.01 is 
supposed as in today's microprocessor chips. 
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Tk
eC
B
G
2
576
1≤   . (3.14) 
In Figure 3.5, the thin solid line represents the case where the charging energy is equal 
to thermal energy, i.e. the device can be used only as a DC switch which is not suitable for 
error-free data manipulation. Surprisingly, the simple thermal noise estimation works very 
well at large quantum dot limit. However, as the size of the quantum dot decreases, the size 
quantization effect becomes dominant3. That case has a different slope4 because T ∝ RQD−1 / 2 . 
So, the size quantization effect is a beneficial effect which helps to work at higher 
temperatures or bigger sizes. The analysis of Figure 3.5 suggests that a processor including 
109 single electron transistors with smaller than 1 nm quantum dot size can work at room 
temperature. 
____________  
3 For Si/SiO2, the radius of the quantum dot is 2.8 nm at which the ratio of energy level spacing in quantum dot to electrostatic charging 
energy, QDeCQD AemCEE
224 ∑= hπ  is unit. Here em  is the effective mass of the electron and QDA  is the area of the quantum dot. 
4 The energy level spacing from the size-quantization effect is proportional to 2/1 LR  where LR  is the characteristic length of the quantum 
dot. Since the thermal energy is much less than the spacing between energy levels, the maximum characteristic length of the quantum dot 
satisfies ( ) TR MAXL log)2/1(log −∝ . 
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Figure 3.5. Maximum radius of the quantum dot for operation at given temperature. The thin solid 
line represents the requirement of efficient DC switching (on/off) of the device. The other lines give 
the maximal size for the error-free performance. The dashed line is for a single electron transistor. 
The rest of the lines are for a chip with 109 single electron transistors. The thick solid line is given 
by Eq. (3.12), the dashed-dotted line is given by the thermal noise level-crossing analysis, and the 
dotted line estimates the case where the size-quantization effect dominates; it is extrapolated below 
2.8 nm. 
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4. SUMMARY 
We have studied current-controlled logic and single electron logic processors with respect 
of error rate. The study showed some fundamental limits of information processing in 
current controlled logic with shot noise. With 100 million transistors, such as Pentium 4, 
and with the assumption of a maximal supply current of 100 A, the maximal clock 
frequency would be 10 GHz in a current-controlled logic processor.  
In a single electron logic processor, the aspects of thermal-induced noise have been 
studied versus the radius of quantum dot. The analysis showed that a single electron logic 
processor with silicon quantum dots of less than 1nm radius can work without error at room 
temperature, and that it has to be in the size quantization mode. 
22 
REFERENCES 
[1] L. B. Kish, End of Moore’s law: thermal (noise) death of integration in micro and 
nano electronics, Phys. Lett. A 305 (2002) 144-149. 
[2] T. A. Fulton and G. J. Dolan, Observation of single electron charging effects in 
small tunnel junctions, Physical Review Letters 59 (1987) 109-112. 
[3] K. K. Likharev and V. K. Semenov, Possible logic circuit based on the correlated 
single-electron tunneling in ultrasmall junctions, Extended Abstracts of the 
International Superconductive Electronics Conference, Tokyo, (1987) 128-131. 
[4] D. V. Averin and K. K. Likharev, Possible Applications of the Single Charge 
Tunneling, Single Charge Tunneling, eds. H. Grabert and M. H. Devoret, NATO 
ASI Ser. B Vol. 294, Plenum, New York (1992) 324-328. 
[5] N. Asahi, M. Akazawa, and Y. Amemiya, Single-electron logic device based on the 
binary decision diagram, IEEE Trans. Electron Devices, 44, (1997) 1109-1116. 
[6] A. N. Korotkov, Single-electron logic and memory devices, International Journal of 
Electronics, 86 (1999) 511-547. 
[7] N. G. de Bruijn, Asymptotic Methods in Analysis, 2nd Ed., North-Holland 
Publishing, Amsterdam (1961) pp. 25-28. 
[8] M. H. Devoret and H. Grabert, Introduction to Single Charge Tunneling, Single 
Charge Tunneling, eds. H. Grabert and M. H. Devoret, NATO ASI Ser. B Vol. 294, 
Plenum, New York (1992) 1-19. 
[9] D. V. Averin and K. K. Likharev, Single electronics: A correlated transfer of single 
electrons and Cooper pairs in systems of small tunnel junctions, Mesoscopic 
Phenomena in Solids, eds. B. L. Altshuler, P. A. Lee, and R. A. Webb, Elsevier, 
Amsterdam (1991) 176-216. 
[10] D. H. Kim, S.-K. Sung, J. S. Sim, K. R. Kim, J. D. Lee, B.-G. Park, B. H. Choi, S. 
W. Hwang, and D. Ahn, Single-electron transistor based on a silicon-on-insulator 
quantum wire fabricated by a side-wall patterning method, Applied Physics Letters 
79 (2001) 3812-3814. 
23 
[11] R. J. Schoelkopf, P. Wahlgren, A.A. Kozhevnikov, P. Delsing, and D. E. Prober, 
The radio-frequency single-electron transistor (RF-SET): a fast and ultrasensitive 
electrometer, Science, 280 (1998) pp. 1238. 
[12] R. Knobel and A. N. Cleland, Single-electron transistor as a radio-frequency mixer, 
Applied Physics Letters 81 (2002) 532-534. 
[13] L. Zhuang, L.. Guo, and S. Y. Chou, Silicon single-electron quantum-dot transistor 
switch operating at room temperature, Applied Physics Letters 72 (1998) 1205-
1207. 
[14] G.-L. Ingold and Y. V. Nazarov, Charge Tunneling Rates in Ultrasmall Junctions, 
Single Charge Tunneling, eds. H. Grabert and M. H. Devoret, NATO ASI Ser. B 
Vol. 294, Plenum, New York (1992) 21-107.  
[15] G.-L. Ingold, P. Wyrowski, and H. Grabert, Effect of the electromagnetic 
environment on the single electron transistor, Zeitschrift für Physik B: Condensed 
Matter 85 (1991) pp. 443-449. 
[16] J. Kim, L.B. Kish, Can single electronic microprocessors ever work at room 
temperature? Proceedings SPIE, Santa Fe, 5115 (2003) 174-182. 
[17] D. K. Ferry and S. M. Goodnick, Transport in Nanostructures, Cambridge 
University Press, New York (1999). 
 
 
24 
APPENDIX 
In appendix, we will summarize Ingold and Nazarov’s work [14] about single electron 
tunneling rate of an ultrasmall junction, and Ingold, Wyrowski and Grabert’s work [15] 
about the tunneling rate in a single electron transistor.  
Figure A.1 shows an ultrasmall tunneling junction connected to an ideal voltage source 
V and an external impedance ( )ωZ .  Since the tunneling is a quantum effect, the 
Hamiltonian of the circuit has to be treated in quantum mechanical way. The total 
Hamiltonian of the circuit including the junction, shown in Figure A.1, is separated into 
three parts: 
 Tenvld HHHH ++=  (A.1) 
where ldH  is the Hamiltonian of dressed electrons in leads, envH  the Hamiltonian of the 
electromagnetic environment related to the external impedance and TH the Hamiltonian 
from the tunneling. The Hamiltonian of the dressed electrons in leads is  
 ( ) ∑∑ ++=
σ
σσ
σ
σσ εε
q
ggg
k
kkkld cccceVH
††  (A.2) 
where the first and second summation is Hamiltonian of left and right electrodes, 
respectively, and kε  and gε  are the energies of the dressed electrons with wave vector k  
and g . Here σkc  and 
†
σkc  represents the annihilation and creation operators of the electron 
with wave vector k  and spin σ , respectively.  The Hamiltonian of the tunneling is  
 ConjugateHermitian 
~† += ∑ −
σ
ϕ
σσ
gk
i
kgkgT eccTH  (A.3) 
where kgT  is the matrix element that corresponds to the tunneling from an electron with 
vector k  at the left lead to an electron with vector g  at the right lead, and ϕ~  the phase5 
fluctuation from the phase determined by the voltage source at the junction. The hermitian 
____________  
5 The phase is defined as ( ) ( )∫ ∞−= t tUdtet ''hϕ  where ( ) CQtU =  is the voltage across the junction. 
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 Figure A.1. Single electron junction with an ideal voltage source and an external impedance. 
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conjugate term represents the hermitian conjugate of the first, which describes the reverse 
tunneling. And, provided that the electromagnetic environment consists of coupled eN  LC 
harmonic oscillators, the Hamiltonian of the electromagnetic environmental is 
 ( )∑
= ⎥⎥⎦
⎤
⎢⎢⎣
⎡ −⎟⎠
⎞⎜⎝
⎛++= e
N
n
n
nn
n
env LeC
q
C
QH
1
2
222
~
2
1
22
~
ϕϕh  (A.4) 
where Q~  is the charge fluctuation from the mean charge, CV , on the ultrasmall junction , 
nq  and nL  are, respectively, the capacitance and the inductance of the n
th LC harmonic 
oscillator. Using Fermi's golden rule and considering that the eigenstates of this system 
consist of the energy states, E , and the reservoir states, R , give the total rate of electron 
tunneling from left to right  
 
( ) ( ) ( )∑∫ −−++=Γ −
'
'
2~2† ''''2
RRqk
RR
i
kqkq EEEeVERPEPReREccTEdEdE
σ
ββ
ϕ
σσ δπh
r
 
where the prime stands for the final state, ( )EPβ  is the probability of finding the state with 
energy E  at temperature T , and RE  the energy  of the state R . Since the only tunneling- 
possible case is where the state with vector k  at the left is occupied, but the state with g  at 
the right is empty, ( ) ( ) ( )[ ]gk ffEP εεβ −= 1  where ( )εf  is the Fermi-Dirac function and 
22†' kgkgkg TEccTE =σσ . Introducing tunneling resistance ( )∑= σπ gk kgT TeR 222h  , 
the total rate is rewritten as 
 ( ) ( )[ ] ( ) ( )∑∫ −−++−=Γ −∞+∞−
'
'
2~
2 '''1'
1
RR
RR
i
T
EEEeVERPReREfEfdEdE
Re
δβϕ
r
 
Here, it is assumed that TR  is independent of the energies, E  and 'E . Using the definition 
of the delta function, i.e., ( ) ( ) hh πδ 2exp∫ ∞+∞−= tEidtE , introducing the time dependent 
phase operator in the Heisenberg picture and then using 
( ) ( )[ ] ( )Tkx BexxEfEfdE −∞+∞− −=+−∫ 11  gives the total rate of electron from left to right as 
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 ( ) ( )∫
∞+
∞− −−−=Γ EeVPTkE
EdE
Re BT exp1
1
2
r
 (A.5) 
where ( ) ( ) ( ) ( )∑ −−=−
',
0~~ ''
RR
iti ReRReRRPEeVP ϕϕβ . ( )EeVP −  is the probability to 
emit the energy difference between two leads, 'EE − , to the external circuit, and it depends 
on the electromagnetic environment. The total tunneling rate of electron from left to right is 
evaluated from Equation (A.5) if the property of the environment, i.e., ( )EeVP −  is known. 
The total backward tunneling rate of electron from right to left can be calculated in the 
above way. However, since the backward tunneling rate of electron at the positive biased 
voltage is the same as the forward tunneling rate at the negative biased voltage, the total 
backward tunneling rate is 
 ( ) ( )VV −Γ=Γ rs  (A.6) 
If the impedance of the electromagnetic environment is very low, the environment effect 
may be negligible. Therefore, ( ) ( )EeVEeVP −=− δ  and the total tunneling rate of 
electron from left to right is at a given temperature T  
 ( ) ( )TkeV
eV
Re
V
BT −−
=Γ
exp1
1
2
r
 (A.7) 
Single electron transistor is shown in Figure 3.1. As we said in the above, we will 
summarize the tunneling rate through double junction in the single electron transistor. The 
transistor has a Coulomb island (or quantum dot) between the junctions. The tunneling rate 
at each junction is dependent on the excess charge at the island. Here, we are interested in a 
low impedance single electron transistor since low impedance leads to the high clock 
frequency of the microprocessor. Therefore, all of external impedances in Figure 3.1 are 
neglected in the evaluation of the tunneling rate. The effective voltage across the first 
junction in the single electron transistor shown in Figure 3.1 is 
 ( )[ ] ( )gggg CCCVCVCCV ++++= 2121 2  (A.8) 
1Ve  is the work that is necessary to reestablish charge equilibrium after single electron 
tunneling. The effective voltage across the second junction is  
 ( )[ ] ( )gggg CCCVCVCCV ++−+−= 2112 2  (A.9) 
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where the negative sign is due to the polarity of the second junction in Figure 3.1. The 
effective energy that is required by the tunneling and the equilibrium recovery is  
 ( ) ( ) 1221 22,, VeCeqCqqVVE g +−−= ∑∑  (A.10) 
where q  is the excess charge at the island, en , and ∑C  is the sum of all capacitances. 
Here, the first two terms on the right hand side are due to the electrostatic charging energy, 
and the last is due to the work done by the voltage sources in restoring equilibrium. Since 
the ‘ e− ’excess charge is added to the island in the calculation of the energy 1E , the single 
electron tunnels from the left of the first junction to the right. Replacing eV  in equation 
(A.7) by equation (A.10), 1E , gives the (forwarding) tunneling rate of the electron from the 
left of the first junction to the right 
 ( ) ( )( )( )TkqVVE qVVEReqVV Bggg ,,exp1
,,1,,
1
1
1
21 −−=Γ
r
 (A.11) 
Considering the discussion above the equation (A.6), the backward tunneling rate at the 
first junction is 
 ( ) ( )qVVqVV gg −−−Γ=Γ ,,,, 11 rs  (A.12) 
For the forward tunneling at the second junction, the effective energy 2E  is 
 ( ) ( ) 2222 22,, VeCeqCqqVVE g −+−= ∑∑  (A.13) 
, and the forward tunneling rate is obtained by changing the index 1 to 2 in equation (A.11). 
As shown in equations (A.7) and (A.11), the tunneling rate through each junction depends 
on the system temperature.  
Finally, the effective rate of electron to pass through the double junction is 
 ( ) ( ) ( )eVVV −Γ+Γ=Γ ,
1
0,
11
21
rr  (A.14) 
when the source-drain voltage is so small that the excess charge at the quantum dot is only 
zero or e− . 
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